Hi kripa
1) Sure, please see my thread #1 the gate drive is identical for all igbt's (but now using 10/100ohm for off/on)......
..
Okay, that's easier to understand. So the Vcc1 is fine. And the dotted line implies galvanic/ optical isolation? Which is it ?
But then how is Vcc2H and L created? Looks very tricky to me.
Since there is separate notations for the Vcc and the Vgnd for both. What's being done here ?
I'm not nit-picking, but sometimes problems are found in supposedly innocent places.
Which leads me to question the GND point for each, and how that GND point voltage varies as you switch through your sequence
I hope that is properly taken care of by nature, I don't know the exact tech jargon for it. But you can well imagine two power supplies in series, if you adjust one at the rate of 10 giga adjustments per second, the other one doesn't care and you will always be able to measure their combined voltage as whatever + a fixed value (offset).
What about the Vcc2 points ? Where do those come from ?
That's an amazing number of galvanics. 8-O
So further, again without really knowing directly about your gate driver modules, I notice that these too have an upper value for isolation voltage. The part number whose specs I tried to read had values between 2500 - 3000. This lies right where your 4th stage voltage is.
Do crosscheck
...The entire idea of the Marx Generator/Modulator topology is that no component ever experiences any voltage difference in excess of the supply voltage which is 1200V, regardless of how many stages you have...
Does not the output vs input of your 'galvanic' driver have an upper limit?
Check output voltage levels Vs input levels during discharge cycle in 4th stage & beyond.
Seems to me this DOES get larger n larger.
What exact part number are you using?
Seems to me this DOES get larger n larger.
is there a sneak circuit that ties two equally charged capacitors in anti parallel?
in my simulations, (of that circuit) i found that +V of one cap was shorted to -v of another cap during discharge
making output voltage less than expected
is there a sneak circuit that ties two equally charged capacitors in anti parallel?
Did you ever get around to checking whether Discharge CE drop was less than your diode drop?
Would be useful to know which mosfet. Especially the Rds-on?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?