Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
case input delay+ Tsetup < T of clk , there is a positive slack
case input delay +Tsetup > T of clk , there is a negative slack
hope help!
Bset Regards,
Arthur
Added after 22 minutes:
there are something wrong about my Image
here upload again!
hi
yes its true Positive slack time helps to avoid setup time violation, rather we can say +ve slack time it self represent that there is no setup time violation. This will be clear from its definition.It basically tells you how much extra time u have to lose and still be acceptable.
slack time formula for setup time:
Tset(slack) = Tclk - Tclk_q - Tcomb - Tsetup > 0
and for hold time
Thld(slack) = Tclk_q + Tcomb - Thold > 0
How about positive skew??
I heard that positive skew also helps to reduce setup violations is that true??
can anyone tell me
my id is mujju433@gmail.com
bye take care
slack is diference betn reqired time and expected tim
slack= required time - expected time
required time is clk period
expected time is delay
due to the possitive skew clk frequency increases.
i dont think skew helps in decreasing setup violations.correct me if i am wrong
Positive Slack : - When we have both data and Clock in same direction the slack called is Positive. If we try to minimize the effect then it will remove set up violations.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
