Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
yes its true Positive slack time helps to avoid setup time violation, rather we can say +ve slack time it self represent that there is no setup time violation. This will be clear from its definition.It basically tells you how much extra time u have to lose and still be acceptable.
slack time formula for setup time:
Tset(slack) = Tclk - Tclk_q - Tcomb - Tsetup > 0
and for hold time
Thld(slack) = Tclk_q + Tcomb - Thold > 0
slack is diference betn reqired time and expected tim
slack= required time - expected time
required time is clk period
expected time is delay
due to the possitive skew clk frequency increases.
i dont think skew helps in decreasing setup violations.correct me if i am wrong