Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does Design use the clock rising edge only?

Status
Not open for further replies.

nicolas_pellissier

Newbie level 4
Newbie level 4
Joined
Mar 17, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,311
Hello,

Do you know how to check if only clock rising edge is used in a design ?

Answer1 : with linter like spyglass, designchecker..
Answer2 : design_compiler command report_timing -falling

...

?

BR
Nicolas
 

You will not find any design which uses both edges of the clock. It is not a good design practice. It will use either the rising edge or the falling edge of the clock. Only highly complex blocks for e.g. DDR PHY might use both edges of the clock.
You can use DC to find the triggering edge.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top