Does anyone know how to verify CDR circuit?

Status
Not open for further replies.
G

givensoo

Newbie level 6
Joined
Mar 30, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,359
verify cdr

For it involves analog PLL,so makes it hard to verify.I want to know: have any tools to verify the mix-signal system?
Now i have Specman E and Hsim,can i just put the hspice netlist into verilog netlist and then put the analog block into Specman E environment to do the verification?dose any one kown how to make it? pls help me....
 

If you using Cadence tools............... better to raise Service Request..........
They will give the solution.
 

Hi,
For Mixed Signal Simulations tools are available from Cadence and Synopsys.
For Cadence IUS8.1 onwards you required separate AMS license, it requires total of 8 tokens. With this setup you can simulate the Analog and Digital designs (For analog either SPICE Netlist or Analog Models implemented in Verilog/VHDL-A plus Digital Verilog/VHDL-D is required). I dont know whether SystemVerilog has a Analog version.
Synopsys also has AMS tool in Scirocco, details I dont know check with any of the Synopsys AE.

(I'm totally ignorant the challenges in interfacing digital and analog interfaces)

-Paul
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…