Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Documents about verification of DSP chip

Status
Not open for further replies.

anant

Member level 2
Joined
Sep 20, 2004
Messages
49
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
283
Ver of DSP chip

Please provide plans ar test case methodology for DSP chip verification.
 

Re: Ver of DSP chip

U want to do fixed point or floating point sims.
 

Re: Ver of DSP chip

Hi anant,

You have to be more specific if you want to get answer

elvis
 

Re: Ver of DSP chip

Hi
I want to know about the methodology for implementing & validating a fixed point dsp algorithm.
what should be the approach to validate the algorithms itself before implementing it into rtl. also what should be the methodology to verify the rtl.
thanks
anant
 

Ver of DSP chip

I believe it is quite different to verify an algorithm
from software or hardware points of view. From the software point of view, you do the debug things, but
if you want to implement your algorithm into hardware, say an ASIC, then there are many things to consider. You must know first how fast your harware can run, and you should plan what it should do for every clock cycle, that sort of things. After you finished your RTL (in Verilog or VHDL), you can verify them by simulation with testbench.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top