Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Do we consider OCV factors in pre-cts timing analysis?

Status
Not open for further replies.

randyest

Advanced Member level 4
Joined
Jan 15, 2009
Messages
106
Helped
31
Reputation
62
Reaction score
13
Trophy points
1,298
Location
Boston, MA, USA
Activity points
1,968
Re: OCV in Pre-CTS

I usually add a clock uncertainty margin to account for expected OCV at synthesis / pre-cts (on top of expecteted skew and jitter margins.)

OCV increases with delay of the non-common clock path, so consider that and your ASIC vendor's suggestions for the target process when increasing the clock uncertainty for OCV for different clocks.
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top