Divide and square root algorithms in Verilog

[keyboardcowboy]

Apart from Babylonian method (cannot use this) what other algorithms exist that can be implemented in verilog. Requirement is to calculate rms of a series of 32bit signed numbers