[SOLVED] Different MOS in UMC 90nm

Status
Not open for further replies.

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
174
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,572
Hi,
I am using umc 90nm technology. There are 2 types of transistors in the library SP (Standard Process) and LL (Low Leakage).
Can I use both of them in the same design?
 

Yes. They have different threshold voltages (LL has higher |Vth|). Technology will take care of it (different bulk or gate doping).
 
Reactions: Debdut

    Debdut

    Points: 2
    Helpful Answer Positive Rating
One more thing I understand that LL transistors have lower leakage power dissipation than SP transistors.
In my design there will be some analog and digital blocks. I have decided to use the SP transistors for analog blocks in order to achieve the required performance parameters. And I want to use the LL transistors for the digital blocks. I also want to scale the VDD of the digital blocks to operate them in either in cutoff or subthreshold region.
Will the power dissipation for the digital blocks be reduced if I follow this method?
 


Sure it will, but their max. operation speed as well. Make sure they still work as expected at your reduced op. voltage; optionally consider some voltage drop on chip.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…