Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Different MOS in UMC 90nm

Status
Not open for further replies.

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
18
Activity points
1,282
Hi,
I am using umc 90nm technology. There are 2 types of transistors in the library SP (Standard Process) and LL (Low Leakage).
Can I use both of them in the same design?
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
Yes. They have different threshold voltages (LL has higher |Vth|). Technology will take care of it (different bulk or gate doping).
 
  • Like
Reactions: Debdut

    Debdut

    points: 2
    Helpful Answer Positive Rating

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
18
Activity points
1,282
One more thing I understand that LL transistors have lower leakage power dissipation than SP transistors.
In my design there will be some analog and digital blocks. I have decided to use the SP transistors for analog blocks in order to achieve the required performance parameters. And I want to use the LL transistors for the digital blocks. I also want to scale the VDD of the digital blocks to operate them in either in cutoff or subthreshold region.
Will the power dissipation for the digital blocks be reduced if I follow this method?
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
... And I want to use the LL transistors for the digital blocks. I also want to scale the VDD of the digital blocks to operate them in either in cutoff or subthreshold region.
Will the power dissipation for the digital blocks be reduced if I follow this method?
Sure it will, but their max. operation speed as well. Make sure they still work as expected at your reduced op. voltage; optionally consider some voltage drop on chip.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top