vashistha
Junior Member level 3
I am working on the layout design of reference current circuit. The simulation result from schematic are 10 uA for both nmos & pmos but when i do the post layout simulation the output is 8.78 uA for nmos & 6.96 uA for pmos. Please suggest me how to optimize my layout so that pre & post layout simulation result will match.
Thanks
Thanks