sachin maheshwari
Newbie level 4
hi .....
can anyone tell me wat is the difference between signals and variables in VHDL
can anyone tell me wat is the difference between signals and variables in VHDL
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
sachin maheshwari said:hi .....
can anyone tell me wat is the difference between signals and variables in VHDL