Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference between clock delay and clock latency

Status
Not open for further replies.
S

seunghok

Guest
Hi guys,

would you tell me the difference between clock delay and clock latency??

Thanks
 

Hi,

Out of curiosity I did an internet search.

The first hit gives:
Clock Latency is the general term for the delay that the clock signal takes between any two points. It can be from source (PLL) to the sink pin (Clock Pin) of registers or between any two intermediate points. Note that it is a general term and you need to know the context before making any guess about what is exactly meant when someone mentions clock latency.

Klaus
 

Clock delay generally delay in time from source edge to target, due to gate delay, RLC effects in
signal path.....0

1595588460017.png


Latency can also be time for clock oscillator to start up.....

1595588697375.png



Regards, Dana.
 
Latency usually means delay in clock cycles. For example, if the output of a circuit changes 3 clock cycles after the input that would be a clock latency of 3 cycles.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top