Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

difference between clock delay and clock latency

S

seunghok

Guest
Hi guys,

would you tell me the difference between clock delay and clock latency??

Thanks
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
17,469
Helped
3,946
Reputation
7,890
Reaction score
3,815
Trophy points
113
Activity points
115,806
Hi,

Out of curiosity I did an internet search.

The first hit gives:
Clock Latency is the general term for the delay that the clock signal takes between any two points. It can be from source (PLL) to the sink pin (Clock Pin) of registers or between any two intermediate points. Note that it is a general term and you need to know the context before making any guess about what is exactly meant when someone mentions clock latency.
Klaus
 

danadakk

Full Member level 4
Joined
Mar 26, 2018
Messages
217
Helped
31
Reputation
61
Reaction score
30
Trophy points
28
Activity points
1,113
Clock delay generally delay in time from source edge to target, due to gate delay, RLC effects in
signal path.....0

1595588460017.png

Latency can also be time for clock oscillator to start up.....

1595588697375.png


Regards, Dana.
 

barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
4,858
Helped
1,068
Reputation
2,146
Reaction score
1,053
Trophy points
1,393
Location
California, USA
Activity points
26,513
Latency usually means delay in clock cycles. For example, if the output of a circuit changes 3 clock cycles after the input that would be a clock latency of 3 cycles.
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top