Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Diff b/w Monitor & Display in Verilog

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
109
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
difference between verilog $monitor and $display

Diff b/w Monitor & Display in Verilog?....
 

sawaak

Full Member level 2
Joined
May 20, 2003
Messages
143
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
1,019
verilog difference between $monitor and $display

Hi,
"display" displays the result of simulation only when the display task occurs in your code whereas
"monitor" continuously MONITORS its variables, when a variable changes its value, monitor displays the results.

thanks
sawaak
 

anan_tv

Junior Member level 1
Joined
Nov 21, 2005
Messages
15
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bangalore - INDIA
Activity points
1,446
$monitor & $display in verilog

Haiii ,

$display and $strobe display once every time they are executed, where as $monitor displays every time one of its parameters changes.

The difference between $display and $strobe is that $strobe displays the parameters at the very end of the current simulation time unit rather than exactly where it is executed.

$strobe and $monitor show the updated values of all requested variables at the end of a simulation time step, after all other assignments for that simulation time step are complete.

I think this will clear ur doubts.

take care, byeeeeeeee:D
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top