Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
theoretically it should be 100%....but there are situations where this will not possible because of the design of the cells.
a) use of latches in the design.
b) in certain cases the design uses non-scannable latches for speed. the scan logic reduces the speed of the design. this is done in critical speed intensive design. so if the flop fails the whole system doesn't work so you really don't need to have a scannable flop.
c) places where you have asynchronous interfaces.
there are other situations but the above gives an idea...
well, if your pads direction could not be changed during the scan for example, you have some points uncovered.
logic path block when test mode is active....
We can achieve 100% coverage, but there are some issues. To achieve 100% coverage, design should be DFT friendly like 100%flops are scan flops and controlled, insert test points in combo logic where our EDA tool are not able to reach etc. But due to limitation of area, power and pins, we are ok with some less coverage.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.