DFFR question Related to sizing

Status
Not open for further replies.

_SquiD_

Advanced Member level 4
Joined
Jul 30, 2008
Messages
114
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,035
DFFR Related

Can anyone help with the understanding of the gate sizing from this DFFR (D flip-flop with Reset) (see the attachment). I don't really know if I done the sizing right.
The thing is that DFFR circuit doesn't work ... it stays blocked in 0 (concluzion after a .tran simulation).

Can anybody take a look ? Thx in advance.

_Squ!D_
 

Re: DFFR Related

Hi,


have u set initial conditions for transient simulation? if not please set it to proper values.

before doing that Also check your operating point report to make sure the node voltages make sense.

once this is done , then you can focus on sizing based on the requirement/performance.


SPICE do have problem in simulating digital circuits that tooo closed loop ckts.


Thanks,
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…