Jul 8, 2012 #1 L likewise Newbie level 5 Joined Jun 22, 2012 Messages 10 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,372 In Quartus, how can I determine the timing of the critical path of combinational logic, when I am still in the module design phase? I get no Fmax report, I think because in this particular module I have no feedback from state registers to the combinational logic. inputs=>combinational logic=>output registers=>
In Quartus, how can I determine the timing of the critical path of combinational logic, when I am still in the module design phase? I get no Fmax report, I think because in this particular module I have no feedback from state registers to the combinational logic. inputs=>combinational logic=>output registers=>