Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Determining the amount of clock loads

Status
Not open for further replies.

TonyLS

Member level 2
Joined
Jan 21, 2009
Messages
52
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Boston, MA
Activity points
1,696
How can I determine the amount of flops on a particular clock domain within dc_compiler or prime-time? Also I want this report to consider the output load of clock gate cells for each clock domain. Although if there is a DC command before compile that analyzes the RTL for clock loading then clock gating wouldn't be an issue.

The design does not have a synthesized clock tree yet. RTL analysis is fine.

I can obtain the answer out of the DFT process, but I'd rather get it up front from dc_compiler.

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top