Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The timing between any path is for rise_path vrs fall_path. The ideal situation would be the gates are sized in such a way that rise_delay = fall_delay. this rarely happens because of the stacking effect and other design considerations. The skewed inverters are used at the timing analysis level with parasitics to try to make the rise_fall and fall_paths as equal as possible.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.