Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design rule violations

Status
Not open for further replies.

cyrax747

Full Member level 3
Joined
Nov 8, 2012
Messages
169
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,485
Hi All,

In my design of 45nm,Finally after routing i got ~70 max fanout violations in soc encounter.When i tried ti fix using ecorepeater and ecosizecell commands my max fanout violations increased,to my surprise 5 max tran violations popped out in setup mode.

So i have fixed those max tran violations and finally there are only max fanout violations > 100 .My doubt is if i fix fanout ,tran violations are popped out and vice versa putting me in loop.How to balance the both and fix all the violations.
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
Why do you need to close the fanout violation?
The timing table (liberty file) have two axis, one is the load (cap) and the second the input transition, so the fanout is not included and only as indication to be a weak point, but if you have enough margin on the path which have this fanout violation you could ignore them, except the liberty view table are dependent of the fanout, I don't expect.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top