Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

design for testability : JTAG

Status
Not open for further replies.

gold_2007

Member level 1
Joined
Aug 2, 2007
Messages
40
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
bangalore
Activity points
1,510
hi

how can a dft engineer makes out whether the netlist has jtag in it .

What steps should be taken it it has jtag in it in both dftadvisor and fastscan.

thanks in advance
 

rameshsuthapalli

Full Member level 3
Joined
Jun 27, 2006
Messages
155
Helped
24
Reputation
48
Reaction score
7
Trophy points
1,298
Location
bangalore,india
Activity points
2,129
hi,

you can get that information by observing the TCK clock fanout tree.if there are some flops that are there on the tck clock then mostly u r design has jtag.

Regards,
Ramesh.S
 

    gold_2007

    points: 2
    Helpful Answer Positive Rating

dft_guy

Advanced Member level 4
Joined
Oct 19, 2006
Messages
113
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
USA
Activity points
2,019
Just look for the TAP interface. If the chip is JTAG compliant, it has a 4 or 5 pin interface, which consists of TCK, TDI, TMS, TDO and maybe TRSTn.

John
 

    gold_2007

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top