As for the DC-T, should floorplaning be performed in prior to Logic Synthesis?
How floorplaning might be performed in prior to Logic Synthesis if the cells area is still unknown?
normally, in topolofical view, it will estimate a "real" wire length, based on the topology, so the WLM is not used.