Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Compiler Power Report

Status
Not open for further replies.

Xiyue Xiang

Newbie level 1
Joined
May 19, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hi,

I am synthesizing RTL code using DC compiler. The power report is as


Cell Internal Power = 4.6817 mW (99%)
Net Switching Power = 29.2688 uW (1%)
---------
Total Dynamic Power = 4.7110 mW (100%)

Cell Leakage Power = 17.1678 uW

I have two questions.

1) Why the leakage is so small? I am using 45nm technology. Leakage should be about >30%. I set toggling rate to be 0.1.
2) What does "cell leakage power" mean? Leakage per cell?

Thanks.
 

jbeniston

Advanced Member level 1
Joined
May 5, 2005
Messages
462
Helped
105
Reputation
212
Reaction score
72
Trophy points
1,308
Activity points
3,365
Are you sure leakage should be > 30%? Perhaps you're using a low leakage process, or cell library with high Vt.

"Cell leakage power" figure is the total leakage for all cells in the design.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top