Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design circuit (mentor graphic)

Status
Not open for further replies.

kingmaker

Junior Member level 2
Joined
Apr 3, 2008
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,429
I need to design a circuit based on standard cell

- Use Silterra 0.18 um CMOS process technology
- Use tools from Mentor Graphics
- Circuit that need to be designed is count the number of times of bit changing from 0 to 1
- The input to the circuit is 4 binary bits

let the 4bit binary as A B C D, and the number of times of bit changing from 0 to 1 as X Y Z where X=0 time Y=1 time Z=2 time.

start from table, then use k-map to find the boolean equation. then i draw the gate logic based on the equation with DA. afterward then only draw the layout with IC. is it correct?
 

you can also use a counter with rising edge detector and the input signal will be your clock to the counter when ever a 0 to 1 transition is detected it will increment the count
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top