Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Delay circuit in PLL at the resest

Status
Not open for further replies.

mytreyi

Junior Member level 3
Joined
Jul 24, 2009
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,460
Delay circuit in PLL

How to implement the delay circuit in the PFD at the reset....is it two inverters connected in series ?
 

wireless man

Full Member level 1
Joined
Feb 24, 2008
Messages
98
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,963
this is one of the solutions. Alternatively, you can use the transmission gate.
 

dinesh agarwal

Full Member level 3
Joined
Oct 20, 2007
Messages
151
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Location
Hyderabad India
Activity points
2,074
Actually inverter provide very small delay,

Maybe you can use cap load to increase this delay.

I think normally the delay taken is in neno sec.

thanks
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top