May 12, 2007 #1 A ashishjain_1000 Newbie level 5 Joined Apr 25, 2007 Messages 10 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,352 pll static phase error definition Hello, I have a question.Static phase error spec makes sense only in the PLL locked condition i.e CP output voltage in locked condition or should it be checked @ 0 and Max CP output voltage?Please comment in this regard... Regards, Ashish.
pll static phase error definition Hello, I have a question.Static phase error spec makes sense only in the PLL locked condition i.e CP output voltage in locked condition or should it be checked @ 0 and Max CP output voltage?Please comment in this regard... Regards, Ashish.
May 13, 2007 #2 L layes2 Full Member level 4 Joined Dec 3, 2004 Messages 230 Helped 10 Reputation 20 Reaction score 6 Trophy points 1,298 Activity points 1,410 only when the pll is locked
May 13, 2007 #3 E electron1999 Newbie level 2 Joined May 13, 2007 Messages 2 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,322 Only in locked state! and Actually ABSOLUTELY NEEDED to keep on because this ERROR is what excites the VCO input...
Only in locked state! and Actually ABSOLUTELY NEEDED to keep on because this ERROR is what excites the VCO input...