I prefer not to choose.
MOS caps have the density but also relatively higher
seies resistance, particularly the channel (bottom
plate). The finger layout can help this (square
aspect is not ideal). They are good for mid-frequency
bulk capacitance and the low Q keeps them from ringing
so much.
MIM caps, I usually get by bus construction (parallel
plates, poly/Met1/Met2 most often). These are for edge
current de-peaking, picking up the slack from the MOS
caps intra-cycle. Too much MIM cap can make for
internal supply ringing, too little makes for more rail
bump on clock edges.
MOS decoupling caps prefer to be low threshold, to
improve the stored charge total and the bottom plate
effective resistance. You might use thick ox caps on
the theory that rail-rail thin oxides have a rough life
ahead of them.