Neeru Agarwal
Newbie level 1
I am doing SI-CO-Simulation for DDR3 memory interface using hyperlynx 8.0 DDRx timing wizard. During SI in the address and DQS lines i find multithreshold crossing. I would like to know the probable reason for it. Is there any measures to be taken on the layout.