Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DDR2 Signal Integrity

Status
Not open for further replies.
C

chamarnadh

Member level 1
Joined
Nov 13, 2008
Messages
36
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
HYDERABAD,INDIA
Activity points
1,544
HI,
Can you explain how we eliminate the ringing, overshoot and under shoot in the following DDR2 device.I am interfacing with MPC8378controller and DDR2 is MT47H128M16.
I am unable to eliminate the ringing.
Iam simulating through Hyperlynx and i am using controlled impedance stackup. please observe the attachment and comment.


Can any body help me .

Thanks in advance
Amarnadh
 

Attachments

  • DDr data signal.jpg
    DDr data signal.jpg
    110.8 KB · Views: 85

Do your Hyperlinx waveforms match the scope waveforms?
Have you modeled the scope probe?
The non-monotonic rising and falling edges are of concern.
 

Have a look at AN246 from this page, it explains in relatively simple terms how reflections cause what you see on your waveforms. Finding the culprit impedance mismatch point can be fun.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top