Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC/DC buck converter power efficiency (voltage mode)

Status
Not open for further replies.

naeim29

Newbie level 5
Joined
Jun 2, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
sweden
Activity points
1,361
I'm designing a circuit of DC/DC synchronous buck converter for low power application(voltage mode) in 65nm by Cadence tools,I finished the circuit design and it is able to step down 1.1 V to 400 mV(Reference voltage),but its power efficiency is not good(around 35%)I read so many papers to find how i can optimize the power efficiency and I did so many changes for example sizing of switch transistors,changing frequency,changing driver structure...but still its power efficiency is too low!!!in one paper i found that if difference between input voltage and reference voltage is high the efficiency will reduce but I'm not sure how much it will reduce!I will be so appreciated if someone can help me to how I can increase efficiency!thank you so much!
here is my results so far:

Average Input Current : 103.7 uA
Input Voltage: 1.1 v
Average Output Voltage: 399.8 mv
Average Output Current: 99.9 uA
Switching Frequency: 5 MHz
Settling time: 20 usec
voltage ripple: 3.97 mv (0.99%)
current ripple(peak to peak): 993.4 nA (0.99%)
Power efficiency ([Pout/Pin]%): 35%
 

RCinFLA

Advanced Member level 2
Joined
Aug 31, 2010
Messages
590
Helped
187
Reputation
378
Reaction score
186
Trophy points
1,323
Activity points
5,698
If you designed the circuit in simulation then you should know where the losses are.

With such a low input and output voltage any voltage drops will take out a lot of efficiency. Also for 100 uA output you are likely eating up a lot in gate drive at 5 Mhz switching. How much are you consuming for vref generation and feedback sense amp.
 

vimalkhanna

Full Member level 6
Joined
Aug 7, 2010
Messages
323
Helped
55
Reputation
110
Reaction score
53
Trophy points
1,308
Location
delhi
Activity points
3,238
Can you trace out the schematic diagram to enable determination of losses in power owing to
ref.voltage bias /conversion ,switching and determine the OFF times reduction.
This will improve your efficiency .
 

atripathi

Advanced Member level 1
Joined
Dec 2, 2009
Messages
452
Helped
91
Reputation
182
Reaction score
88
Trophy points
1,318
Location
INDIA
Activity points
3,818
You mentioned that you are using synchronous buck converter, in that case cross conduction/RDS on of MOS would be major cause of power loss, you may want to check those.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top