Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CTS using Multiple clocks

Status
Not open for further replies.

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
Suppose in my design there are multiple clocks. In such a case how the tool decides priority for each clock tree??
If I am having clk1, clk2, clk3, clk4 and clk5, which one will be synthesized and routed first? While optimization, which one will be most optimized? Or should I say my priority to the tool?
 

if your clocks are completely orthogonal to each other, you can do CTS on a block by block basis. if the same block sees 2 different clocks (muxed clk) then you need to specify when they are enabled via constraints. modern CTS tools can read your constraints and build a clock tree optimally for multi case scenarios.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top