[SOLVED] CTLE design

Status
Not open for further replies.
S

Saransh22

Newbie level 5
Joined
Jun 29, 2022
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
88
I am designing single stage CTLE equalizer the goal is 6.4Ghz Nyquist at 12.8Gbps, So in cadence simulation What frequency should be set. and how to see frequency in output waveforms?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…