Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] CTLE design

Status
Not open for further replies.
S

Saransh22

Newbie level 5
Joined
Jun 29, 2022
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
88
I am designing single stage CTLE equalizer the goal is 6.4Ghz Nyquist at 12.8Gbps, So in cadence simulation What frequency should be set. and how to see frequency in output waveforms?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top