Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

crystal oscillator selection for PLL design

Status
Not open for further replies.

liusupeng

Advanced Member level 4
Joined
Jun 7, 2009
Messages
101
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,298
Activity points
1,898
I noticed that for PLL designs presented in papers, they are all using crystal oscillator about 26MHz or close to it. what are the reasons for this?
 

I noticed that for PLL designs presented in papers, they are all using crystal oscillator about 26MHz or close to it. what are the reasons for this?

It's just coincidence that you happened to find some papers that used oscillators in the 26 MHz range. You can phase lock any oscillator, not just a crystal oscillator, that has a voltage control input. Your choice of frequency is determined by the input frequency, the desired output frequency, and the ratios between them. I was recently experimenting with phase locking a yig oscillator at 6.8 GHz to a synthesized generator at 680 MHz via a harmonic mixer. It worked, but my crude circuit was too noisy for my application.

Ed
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top