constraint to the synthesizer?

Status
Not open for further replies.
G

gdattatr

Newbie level 1
Joined
Jun 17, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad
Activity points
1,286
when a terinary operator(or conditional oeprator ? is passed to a synthesizer tool, it can be implementated as a mux by the RTL synthesizer and as an and-or gate by the gate simulation. Hpw to constarin it to a mux only?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…