Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Component Instantiation Or Procedure better in VHDL

Status
Not open for further replies.

nandakishore.mehrwade

Newbie level 3
Joined
Apr 26, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
In my project i have two decoders which runs iteratively, each has same three modules in it. I want performance in terms of speed and hardware. Priority is for speed followed by hardware.
Among component instantiation and procedure, which will give me better performance.
Anyone who knows about these please guide me, and let me know what are advantages and disadvantages of these two. Thanks in advance.
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,036
Helped
2,063
Reputation
4,143
Reaction score
2,013
Trophy points
1,393
Activity points
38,695
Its an invalid question, because either can be better or worse depending on the logic it creates. Procedures on their own cannot contain wait statements inside them for synthesis, so registers have to be created in the calling process.

But it doesnt matter how you do it, its the logic thats created that is the important bit.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top