Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

comparator in the delta sigma modulator

Status
Not open for further replies.

yangyang10182

Newbie level 6
Joined
Feb 1, 2010
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,376
hi guys,

I am design a delta sigma modulator now. In the part of the comparator, I don't know the effect of the hysteresys of the comparator to the modulator. Is the hesteresys good or not good for the modulator. It is a switch capacitor delta sigma modulator.

I draw a comparator in Cadence and got some plots. I am not sure if the outputs make sense. I will post them here. In the plot picture, you can see the differential inputs and the outputs. The outputs' plots look like not correct. But I could not tell what's wrong with it. Could some one help me out?

Thanks in advance,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top