Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Comparator Design using Verilog-A

Status
Not open for further replies.
E

engimk

Newbie level 1
Newbie level 1
Joined
Mar 2, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,285
Dear All,

I need your help to design 1-bit comparator using Verilog-A which will be used in CT sigma-Delta modulator.
The comparator should be sample based. I mean that the decision depends on the sampling clk not the input level.

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top