Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Combinational and sequential area?

Status
Not open for further replies.

ro9ty

Member level 4
Joined
Jan 24, 2012
Messages
74
Helped
61
Reputation
122
Reaction score
57
Trophy points
1,298
Location
India
Activity points
1,963
If i am said that a chip has x % combinational area and y% of sequential area what does it mean?
Also how can i calculate it if the area and number of gates etc..are given ??
 

sequential: memory element like flop
combinational is AND-OR-XOR... elements
 

Thanks RCA.. just want to elaborate for people who might find it useful.

Seq Area - it comprises of all the flops, latches, memory and other black boxes which can store data and like flops depend on previous value i.e input
Combinational area- all gates and elements made up of transistors which do not depend on previous value.

So, in a DC report if you see sequential area - it comprises all the elements described above and not just flops and latches.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top