CMOS Transistor size ratio

Status
Not open for further replies.

qasimq1@gmail.com

Newbie level 1
Joined
Aug 26, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
please share the parameters for 90 nm cmos process

drain current,small signal parameter and intrinsic gate capacitance parameters for 90 nm cmos process (T=300k)
 
Last edited:

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…