cmos parameters mismatch analysis in ADS

Status
Not open for further replies.
M

mohsen941

Junior Member level 1
Joined
Mar 3, 2010
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
iran
Activity points
1,396
hi everybody
I am intending to analysis the circuit in ADS for mismatch betwin cmos transistors and i use the tech lib : UMC180. i mean that there are some tolarances for W, L and threshold voltage of the cmos transistors. can any body help me to do it in ADS?
thanks in advance.
 

In addition to random mismatch between transistors, there may be a systematic mismatch caused by the layout - like difference in power/ground nets resistance and IR voltage drop for the two (or for many) transistors, difference in resistance and/or delay on other nets connected to them, difference in device instance parameters caused by layout (such as well proximity effect, stress effect, etc.) - these also need to be analyzed and verified (especially in advanced nodes with high parasitics).

Max
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…