Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMOS PA Design help (It's right or wrong? )

Status
Not open for further replies.
G

guilinwxb

Junior Member level 1
Joined
Apr 19, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,389
Hi,everybody,
I'm design a RF power amplifier work ay 2.4GHz by using CMOS process. I found song strange phenomenon that is the voltage at the output net of the PA core is smaller than the voltage at the input net, but the power was amplified.
I's right or wrong? anybody can tell me?
The PA core, test circuit and the trans signal at each net are listed as follow.

thanks a lot!
guilinwxb
 

Hi

Well it could be becuase of your load.
 

The observation is not wrong as the input impedance is high and it will show the same voltage as applied.

But output impedance are too low for FETs hence will lead in small voltage
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top