tomorrowglue
Newbie level 4
what is rise time in logic circuits
Hi,
When designing CMOS circuits for stand cell library, why symmetric rise/fall transition time is important? Is balanced rise/fall propagation delay of a single arc also required, and why? For multiple inputs circuits, do the propagation delays of different arcs need to be balanced, and why?
Things I can think of to consider when designing CMOS circuits are:
1) power
2) timing constraints: allowable propogation delay and rise/fall slew
Any other things?
Thank you.
Hi,
When designing CMOS circuits for stand cell library, why symmetric rise/fall transition time is important? Is balanced rise/fall propagation delay of a single arc also required, and why? For multiple inputs circuits, do the propagation delays of different arcs need to be balanced, and why?
Things I can think of to consider when designing CMOS circuits are:
1) power
2) timing constraints: allowable propogation delay and rise/fall slew
Any other things?
Thank you.