clock definitions and timing constraints...(dc - synopsys)

Status
Not open for further replies.

ee1

Full Member level 2
Joined
May 31, 2011
Messages
120
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,036
after defining the clock,
is what are the timing constraints i must define?

Regards,
 

Do you mean:

define_clock {Clock} -freq 100 -clockgroup default_clkgroup_0 -rise 0 -fall 5 -route 5
Which would be typical of the input constraint file for Synopsis (Scope source file)

or create_clock -period 10.000000 -waveform {0.000000 5.000000} Clock
which is a typical sdc file format - in both cases the frequency and duty cycle are declared in nS
 

i mean the "create_clock..."
 

create_clock -period 10.000000 -waveform {0.000000 5.000000} <Clock>

Period speaks for istelf the two parameters in the waveform switch set the rising and falling edges, thereby setting the duty cycle and <clock> is substituted for your own signal name. SDC does not allow for any other parameters to be entered
 

ok,
i realize the confusion now...
my question was refering to the sdc file...
i have done some reading and i think its clear now...
thanks.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…