Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

circuit techniques to reduce history in floating body device

Status
Not open for further replies.
A

Affline

Newbie level 3
Joined
Nov 11, 2007
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
Does any one know of any circuit techniques to reduce the history effect in floating body transistors ? I have a circuit which is showing a lot of history depending on the input pattern.
Does anyone Know of any helpful papers? I would like to stick with the floating body transistors as it appears to give me better performance. i am trying to figure out a way to 'minimise' the effect of history.

Thanks

Affline
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top