I need to make a delay cell in standard CMOS technology. Typical delay is 10 nano seconds.
Is there circuit that is accurate over process, voltage and temperature changes ? Can anyone mention names of technical documents for reading ?
Do you have a reference clock? If so then a current-starved
DLL of N stages such that N*10nS=period, and a replica cell
sharing the bias but signal-path-independent, is a good
approach.
If you just want to delay a logic signal, have you tried sizing an inverter chain? Delay chains are widely used for self-timed operation in high-speed systems. You have to numerically optimize the widths to make it less sensitive to process variation and temperature.