Can you instantiate a module within a function in Verilog?

Status
Not open for further replies.

rvkei11

Newbie level 5
Joined
Feb 26, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,340
In verilog RTL approach , Is it possible to instantiate a module within a function?
 

function in verilog

No.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…