All versions of ModelSim including free versions (student and Altera editions) all support basic SystemVerilog constructs. Just use a *.sv file extension for files containing SystemVerilog syntax.
Yes, I mean alwayss use #0.1ns instead of #0.1
Synthesis tools ignore all delays in your source code assuming they are just there to approximate actual delays and remove race conditions for simulation verification.