Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@ deepavs as eriki has mentioned , he is right. we used to talk like that when we talk about headroom in Cascade mirror/ cascade amplifier we face headroom if we are design circuit at lower supply voltage.
The headroom at any node is basically its allowable voltage swing whereby all transistors remain in saturation.
It is important as any transistors no longer operating in saturation would result in a rapid deterioration of performance parameters like gain and CMRR.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
